Implementation of On-chip Optical Interconnect in High Speed Digital Circuit: Two-stage CMOS Buffer
نویسندگان
چکیده
منابع مشابه
Design Guidelines for High-speed Two-stage Cmos Operational Amplifiers
ةـصلاخلا : تاوطخ ةقرولا هذه ضرعت ةينقت لامعتساب نيتلحرم نم نوكم ،ةعرسلا يلاع تايلمع ربكم ميمصتل ةددحم (CMOS) . ة بآرملا تاروتسزنارتلا مادختساب ةينبملا تاربكملا شقانتو (cascode) د يج نزاو تب ع تمتت ي تلا ة يلاعلا تاعرس لا تاذ تا قيبطتلل اهلـ هّؤت ي تلا و رارقت سلااو ة قاطلا كلاهت ساو ةعرس لا ني ب . ل لحتو ة قرولا قاطن ضرعو ،رارقت سلاا نم ةددحم تاجرد قيقحتل ةمزلالا رئاودلا صئاصخ صلاختسلا ةفلتخمل...
متن کاملA CMOS High Speed Data Recovery Circuit
This paper presents a scheme and circuitry for demultiplexing and synchronizing high-speed serial data using the matched delay sampling technique. By simultaneously propagating data and clock signals through two diierent delay taps, the sampler achieves a very ne sampling resolution which is determined by the diierence between the data and clock delays. Thus, the sampler is capable of oversampl...
متن کاملReview of High-speed Digital Cmos Circuits
This paper presents a comprehensive review of the major state-of-the-art high-speed CMOS digital circuits. Focusing in particular on dynamic circuits such as conventional DOMINO, conditionalevaluation DOMINO and contention-free DOMINO. Also some high-performance non-dynamic (static) circuit techniques will be reviewed such as dual-threshold (DVT) circuits. The relative performance of these circ...
متن کاملInterconnect Synthesis in High Speed Digital VLSI Routing
The advent of the nanotechnology has introduced new challenges and non-conventional problems to high speed digital Very Large Scale Integrated (VLSI) design. Moreover, the resultant progress of manufacturing technology is widening the gap between current Computer Aided Design (CAD) tools and VLSI technologies. This is reflected clearly in the IC design process where the Integrated Circuit (IC) ...
متن کاملHigh Speed Inter-chip Signaling in CMOS Area Exam
Moore’s Law is a commonly accepted empirical relation that predicts the operating speed of an integrated circuits will double every 18 months. However, as the operating speed and functionality increases, the need to move data onto and off of the processor is increasing at a comparable rate, which is quantified using another empirical relation known as Rent’s Rule. Unfortunately, Rent’s rule sta...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Asian Journal of Scientific Research
سال: 2016
ISSN: 1992-1454
DOI: 10.3923/ajsr.2017.50.55